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16 Abstract 
Ion-thruster technology has progressed during the past decade to the point that it
 
isconsidered ready for application. During this study, several thrust system
 
design concepts were evaluated and compared using the specifications of the most
 
advanced 30-cm engineering model thruster as the technology base. Emphasis was
 
placed on relatively high-power missions (60 to 100 kW) such as a Halley's comet
 
rendezvous. The extensions inthruster performance required for theHalley's comet
 
mission were defined and alternative thrust system concepts were designed insuf­
ficient detail for comparing mass, efficiency, reliability, structure, and ther­
mal characteristics. Confirmation testing and analysis of thruster and power­
processing components were performed, and the feasibility of satisfying extended
 
performance requirements was verified. A baseline design was selected from the
 
alternatives considered, and the design analysis and documentation were refined.
 
The baseline thrust system design features modular construction, "conventional"
 
power processing, and a "concentrator" solar array concept and isdesigned to inter­
face with the Space Shuttle. A program development plan was formulated that out­
lines the work structure considered necessary for developing, qualifying, and fab­
ricating the flight hardware for the baseline thrust system within the time frame
 
of a project to rendezvous with Halley's comet during December 1985. An assess­
ment was made of the costs and risks associated with a baseline thrust system as
 
provided to the mission project under this plan. Critical procurements and inter­
faces were identified and defined. The results of this study are presented in
 
the five volumes of this report.
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SUMMARY
 
The primary objective of this study was to provide a data base for
 
a program plan for the development of the ion-propulsion thrust system
 
for the Halley's comet mission spacecraft. This data base was to include:
 
the definition of a design concept, selected from among alternate candi­
date configurations; the identification of required supporting technology,
 
including the definition of critical areas and potential technical risks;
 
the definition of a program development plan, including a development
 
schedule and an assessment of potential schedule risks; and a preliminary
 
estimate of yearly and total program costs.
 
A concurrent objective of the study was to conduct a hardware
 
"approach confirmation" technology effort to evaluate the ion thruster's
 
performance and lifetime at the power level required for the Halley's
 
comet mission, to design and evaluate the thruster isolator required for
 
operation at the higher power level, and to evaluate the design of a
 
capacitor-diode voltage multiplier.
 
A thrust system baseline configuration was identified for the
 
30-cm extended-performance mercury ion thruster that can perform the
 
Halley's comet rendezvous mission. The configuration is comprised of
 
10 thrusters configured with a power management and control system and
 
a structure and thermal control system in a modular thrust system design.
 
The power management and control system uses conventional power process­
ing. Power is provided to the thrust system with an 85 kW concentrating
 
solar array. The thrust system mass is 1010 kg (including 15% contin­
gency), the average system efficiency is 70%, and the estimated relia­
bility upper bound is 72%.
 
Adaptability of the 900-series 30-cm thruster design to the
 
6 to 7 kW range required for the Halley's comet mission was demonstrated
 
with only minor design modification required, and an acceptable high­
voltage isolator design was validated by laboratory tests. The design
 
and performance of an alternate power management and control system
 
design approach utilizing the capacitor-diode voltage multiplier was
 
successfully demonstrated by laboratory model tests in excess of 1 kW.
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The technology efforts mentioned above assisted in the identification
 
of the level of technical risks associated with the thrust system design.
 
These risks have been found amenable to resolution through norma- engi­
weering development and, therefore, judged to be acceptable for mission
 
application.
 
The program plan, which includes the procurement plan generated for
 
the baseline configuration is a viable plan that provides for delivery
 
in flay 1981 of the flight thrust system to be integrated with the mission
 
module and solar array. The cost of the thrust system development pro­
gram is projected to be 54 million dollars (infiscal year 1977 dollars)
 
excluding contractor fee, of which approximately 13.5 million dollars
 
will be required in fiscal year 1978.
 
In contrast to the low technical risk, the schedule risk for
 
initiating this program development is of particular concern. Timely
 
approval of the authorization of 13.5 million dollars for fiscal year
 
1978 must be granted so that the pre-project, or advanced development,
 
activities can be initiated.
 
viii
 
TABLE OF CONTENTS
 
Section Page
 
I INTRODUCTION ....... ...................... I
 
A. Background ...... ..................... .1.. I
 
B. Scope .......... ....................... 3
 
2 l-ku CAPACITOR-DIODE VOLTAGE MULTIPLIER.............. 5
 
A. Design Approach ........ .................. 5
 
B. Detailed Circuit Configuration ............. 26
....
 
C. Components ....... ........................ 36
 
3 BREADBOARD MODEL TEST RESULTS .... ................ 39
 
4 CONCLUSIONS...... ........................... 67
 
Ix
 
'M N-WQ FAR BLANK NOT nLMED
 
LIST OF ILLUSTRATIONS
 
Figure Page 
1 Conventional single-phase CDVM..... ............. 6 
2 Two conventional single-phase CDVMs operated 
180 deg out of phase ....... ................. 6 
3 Circuit shown in Figure after the equipotential 
points have been connected ...... .............. 7 
4 Circuit shown in Figure 3 after capacitors C1, C2, 
C3, and C4 have been eliminated .... ............ 9 
5 Circuit shown in Figure 4 reconfigured to 
eliminate six diodes ....... ................. 9 
6 Circuit shown in Figure 5 extended to a three-phase 
system with input phases operated 120 deg out of 
phase ...... ... ......................... 10 
7 M-stage, N-phase ring (partial matrix) connection . . . 11 
8 Proper input phasing for a five-phase system .. ..... 12 
9 Options for a capacitor charging circuit ... ....... 12 
10 N-phase CDVM circuit ...... ........... .... 17 
11 Single-phase multiplier ..... ................. 17 
12 Typical input voltage to a CDVM .................. 19 
13 CDVNI block diagram ..... .. ............ .... 29 
14 CDVM power stage ..... .. ................... 30 
15 Typical inputs to the CDVM power stage ............. 30 
16 Five-phase logic circuit ...... ............... 31 
17 Logic circuit outputs ...... .... ........... 32 
18 Capacitor-diode matrix .... ................... 33 
19 Correct phasing for a five-phase CDVM .... ......... 35 
20 Voltage transfer ratio .. .... ............ ... 41 
xi 
Figure Page
 
21 Efficiency versus load current..... ............. 44
 
22 CDV input -vol-tages . .- ­... . . . .... .. . . 45
 
23 CDVM input currents ....... .................. 45
 
24 Upper transistor currents ..... ............... 46
 
25 Lower transistor currents ...... ............... 46
 
26 Vce (on) for the upper transistor ..... ........... 48
 
27 Vce (on) for the lower transistor ..... ........... 48
 
28 Transistor switching waveforms ... ............... 49
 
29 Transistor switching waveforms ..... ............ 49
 
30 Transistor switching waveforms ... ............... 50
 
31 Transistor switching waveforms ..... ............ 50
 
32 Multi-exposure of rectifier currents showing
 
summation to phase current ...... .............. 51
 
33 CDVPI rectifier currents .... ................... 51
 
34 CDVM rectifier currents .... ................... 52
 
35 CDVfi rectifier currents .... ................... 52
 
36 CDVM rectifier currents .... ................... 53
 
37 CDVN rectifier currents .... ................... 53
 
38 CDV capacitor currents .... ................... 54
 
39 Input current ... ... ....................... 54
 
40 Output ripple voltage .... .................... 55
 
41 Output ripple voltage ....... ................. 55
 
42 Transient line test .... ..................... 57
 
43 Load transient test ....... .................. 58
 
44 Load transient test ....... .................. 59
 
xii
 
Figure Page
 
45 Output voltage during start-up................... 60
 
46 Typical transistor voltage/current during
 
start-up ...... ... ....................... 60
 
47 Inductor current during a fault ..... ............ 61
 
48 Rectifier currents during a fault ..... ........... 61
 
49 Rectifier currents during a fault ..... ........... 62
 
50 Rectifier currents during a fault ..... ........... 62
 
51 CDVM breadboard model ..... ................. ... 64
 
xiii
 
SECTION 1
 
INTRODUCTION
 
This report summarizes the results' of a six-month study to define
 
the design, program plan, and costs of the ion-propulsion thrust system
 
for the Halley's comet mission spacecraft. The modular characteristics
 
of the design developed during this study also make it applicable as the
 
prime space propulsion system for other potential missions.
 
This study, which is based on an initial system characterization
 
(completed 7 February 1977) performed by the National Aeronautics and
 
Space Administration's Lewis Research Center (NASA LeRC),was performed
 
in three parts:
 
* 	 Design tradeoff studies (14 February to 15 April 1977)
 
to define and compare alternate design approaches.
 
* 	 Conceptual design definition, program plan, and costs
 
of a selected design approach (15 April to 15 June 1977).
 
* 	 Approach confirmation of supporting technology in
 
selected areas.
 
The results of this study are presented in five volumes. Volume I
 
summarizes the results of the entire program. Volume II discusses the
 
conceptual design, program development plan, and cost estimates for the
 
selected baseline thrust system design. Volume III describes the design
 
tradeoff studies performed to compare alternate design approaches.
 
Volume IV describes the evaluation of thruster technology for extended
 
performance applications. This volume, Volume V, presents the details
 
of the capacitor-diode voltage multiplier (CDVfl) circuit analysis and
 
experimental evaluation. The results reported in these volumes have also
 
been presented in briefings at NASA LeRC.
 
A. 	 BACKGROUND
 
In the fall of 1976, the Office of Aeronautics and Space Technology
 
(OAST) was given the responsibility of assessing the capability of the
 
electric propulsion technology under development at NASA LeRC and of the
 
solar array technology under development at Marshall Space Flight Center
 
(MSFC) and the Jet Propulsion Laboratory (JPL) to perform the Halley's
 
comet rendezvous mission proposed by JPL. OAST established an "August
 
Project" teaam from members of the three organizations to develop a
 
preliminary program plan to support a fiscal year (FY) 1979 new start.
 
The August Project consisted of parallel efforts by JPL, NASA LeRC,
 
and MSFC to define the design approach, program plan, costs, and risks of
 
the Halley's comet mission. Three areas were considered: the spacecraft
 
(including the science payload), the ion propulsion subsystem (referred
 
to as the thrust system in this report), and the solar array. The NASA
 
LeRC program was conducted in two phases. First, initialization studies
 
(completed 15 February 1977) were conducted to define requirements and
 
to identify preliminary design characteristics. Second, during the
 
15 February to 15 July period, the design of the thrust system was
 
defined, the program plan and projected costs were generated, and a risk
 
assessment was made. The results of the second phase of the program are
 
reported in this volume. The design selection process included tradeoff
 
studies among alternate design approaches, followed by a refinement of
 
the conceptual design that had been selected. Iteration with design data
 
available from the parallel activities at JPL and MSFC, and concurrent
 
approach confirmation tests and analyses included in this study, serve
 
to strengthen the conclusions of the thrust system study.
 
NASA directed us to begin the study by identifying two candidate
 
solar array configurations (flat or concentrator), three candidate power
 
management and control (PMaC) approaches (conventional, direct drive, or
 
voltage multiplier), and two structural design approaches (modular or
 
integrated). A comparative assessment of the various configurations
 
possible from combinations of these design choices was desired in terms
 
of performance, mass, efficiency, reliability, and technical and schedule
 
risks.
 
The thrust systems being considered are based on the electric
 
'propulsion technology that NASA LeRC has been developing for over a
 
decade. The technical baseline for this application isthe most recent
 
operational engineering model thruster (E1T), the 900-series 30-cm
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mercury ion EIT. This thruster is a scaled-up version of the 15-cm
 
thruster developed and flight tested during the 1960-1969 period for the
 
SERT 	11 program. The EMT operates at a 3 kW power level with a specific
 
impulse of 3,000 sec. By making minor modifications in the existing
 
thruster design, extended performance at approximately 6 k~l power level,
 
4,800 sec specific impulse, and 15,000 hr pre-wearout life (as required
 
for a Halley's comet mission) was believed tQ be achievable at a low
 
technical risk. This supposition was evaluated as part of this study.
 
Inaddition to the extended-performance thruster, the key elements
 
of the thrust system for this extended-performance application are the
 
PMaC subsystem, gimbal system, propellant storage and distribution
 
system, thermal control system, and supporting structure. The background
 
of extensive development in power-processing technology for mercury ion
 
thrusters and technology developments in the other areas were the basis
 
for the high level of confidence that the required extended performance
 
levels could be achieved.
 
B. 	SCOPE
 
The scope of this study included: the development of conceptual
 
designs for various candidate systems; the selection, definition, and
 
evaluation of a baseline design concept and its critical interfaces; an
 
evaluation of the sensitivity of the baseline design to critical data
 
base and design parameters; the generation of a development program plan
 
for the baseline concept; estimation of costs and fiscal year funding
 
requirements; fabrication of a demonstration scale model; and the conduct
 
of supporting technology studies (including fabrication and testing of
 
critical hardware components) to estimate the physical and electrical
 
performance and to provide a baseline for subsequent work.
 
The design characteristics, program plan, and costs of the baseline
 
system were defined in parallel with the supporting technology effort.
 
Design definition was carried out in two consecutive phases:
 
* 	 Phase 1: Definition and comparison of alternate
 
configurations, leading to baseline selection.
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* 	 Phase 2: Design definition and evaluation of the
 
baseline configuration, culminating in the generation
 
of a program plan and cost estimates.
 
The concurrent technology effort comprised thruster performance and
 
lifetime evaluation, thruster isolator design and evaluation, and the
 
design and evaluation of a CDV11 breadboard that operates at 1 kWl.
 
This volume describes our approach to designing the CDVM circuit,
 
the details of the CDVM, the component selection process, and the test
 
results. The design principles of a multiphase CDVM concept were applied
 
to design, fabricate, and test a breadboard model circuit to operate
 
at a l-kW power level. Verifying the successful operation of a CDVM
 
scaled to 1 klJ confirms the projections for the 6-kid design that were
 
made during the study of alternative thrust system configurations
 
(described in Volume III).
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SECTION 2
 
l-kW CAPACITOR-DIODE VOLTAGE MULTIPLIER
 
The goal of the work described in this volume was to design,
 
fabricate, and test a 1-kW CDVM for the purpose of demonstrating the
 
feasibility of high-power CDV4s and of verifying the analytical tech­
niques that had been used to predict the performance characteristics of
 
a 6-kW CDVM (discussed in Volume III). The result of this task was the
 
successful operation of a 1-kW CDVM circuit over various input line,
 
load current, and load fault conditions. High efficiency (96.2%), a low
 
ratio of component weight to power (0.55 kg/kW), and low output ripple
 
voltage (<1%, peak to peak) were obtained.
 
A. DESIGN APPROACH
 
The l-kW CDVI was designed using a novel approach. This approach
 
yields a device with fewer components than would be in a multiphase
 
system composed of several single-phase systems run out of phase. (The
 
basic operation of single-phase CDV4s has been covered in the recent
 
literature. 1)
 
Figure 1 shows a conventional single-phase multiplier with output
 
voltage Vout equal to V1 + 3 (V1 + V2). The figure also shows the dc
 
voltages on the capacitors. Figure 2 shows two of these multipliers
 
operating 180 deg out of phase. Except for the ripple voltages (which
 
are equal and out of phase), V3 equals V', V4 equals V' V5 equals V',
 
and Vout equals Vut
. 
Tying the equipotential junctions together and
 
replacing the parallel capacitors with single capacitors yields the
 
circuit shown in Figure 3. This method of connecting single phases can
 
be extended to N phases, each run 360 deg/N out of phase with respect to
 
the next phase. This configuration does not result in the minimum
 
IW.T. Harrigill, Jr., I.T. Meyers, "Efficiency and Weight of Voltage
 
Multiplier Type Ultra Lightweight DC-DC Converters," NASA TIIX-71735,
 
W.T. Harrigill, Jr., I.T. Meyers, "High Performance DC-DC Conversion
 
with Voltage Multipliers," NASA TMX-71566.
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V 1 +V 2 6749-1
V 1 +V 2 V 1 +V 2 
1 + -+_ vout 
VI Vl + V2 V1 + V2 Vl+ V2 
Figure 1. Conventiona] single-phase CDVM.
 
oV 6749-2
 
lff"_ I II ,e_ e_ 
 tl "= Vout 
I V
I V 3 V4 V
 
0out 
V V5I__E 
. - -6 "Vout 0 
Figure 2. Two conventional single-phase CDVs operated
 
180 deg out of phase.
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v 6749-3 
-V
 
2
 
Cv2
 
Figure 3. Circuit shown in Figure 2 after the
 
equipotential points have been connected.
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number of capacitors and diodes. Capacitors Cl, C2, C3, and C4 in
 
Figure 3 may be deleted, which results in the circuit shown in Figure 4.
 
The diodes always conduct in series pairs; for instance, rectifiers CR1
 
and CR8 conduct, or CR7 and CR2 conduct. Also, series diodes across a
 
capacitor never conduct simultaneously (except during the recovery time
 
of the diode). The circuit in Figure 4 is shown reconfigured in
 
Figure 5; this reconfiguration saves six diodes.
 
Figure 6 extends the two-phase system to a three-phase system. The
 
input phases are run 120 deg out of phase. Extending this type CDV[4 to
 
multiphase versions results in ring-shaped configurations (see Figure 7).
 
The voltage multiplication (assuming positive input voltage, Vin 0 ) is
 
approximately equal to 14+ 1 times the input voltage, where P1is the
 
number of capacitor stages.
 
The phasing sequence of the CDV14 is important. To operate effi­
ciently, the capacitance charging period must be as long as possible to
 
keep the peak currents in the transistor switch to a minimum. Figure 8
 
demonstrates the optimum phasing arrangement for a five-phase system.
 
If the inductance values are properly selected, this configuration allows
 
charging current to flow for nearly four-fifths of the half cycle.
 
Experience at Hughes has shown that efficiency is improved by con­
necting the input inductors in series with each phase. This improvement
 
can be explained by considering a capacitor charged through a series
 
resistor and diode or charged through a series-resistor, diode, and
 
inductor combination.
 
In Figure 9(a), a capacitor is shown being charged through a resistor.
 
The total energy dissipated in the resistor is found by integrating with
 
respect to time the product of the resistance and the square of the
 
=
current (assume an ideal diode: Vf 0, RReverse = o). The current, 
i(t), through a resistor, R, is given by 
V t/T 
i(t) =-e 
8
 
-V2+ + 	 + vout 
V2 	 V1+V 2 V1+V 2 CRV1 +V 2 

V 1 + V 2 VI + V2 V 1 + V 2 
Figure 4. 	 Circuit shown in Figure 3 after capacitors Cl, C2 , C 3,
 
and C4 have been eliminated.
 
V l 	 / 6749-5 
_V2
 
Vut
 
Figure 5. 	 Circuit shown in Figure 4 reconfigured
 
to eliminate six diodes.
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A 	 B C 6749-6 
Si
 
V1 0-0 L il 
-V2 0----o 
S2
VI
 
VOUT
_V2 
S3
 
V2 0- 0--
A B C 
Figure 6. 	Circuit shown in Figure 5 extended to a three-phase
 
system with input phases operated 120 deg out of
 
phase.
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Cll C21 * CM1 CR(M+I)I 6749-7 
CR11 CR21 CMI.1
 
C1 C 0M2 CR(M+1)2
 
CR12 'CR22 CRM2 
J3 C23 CM31 [  I CR(M+I}3 
CR13 CR23 CRM3 
3C 1I %r 2N_ C"• %r , 0%I)CR14 CR24 M4 R(14 
CR1i4 CR2N CRMN 
Figure 7. N-stage, N-phase ring (partial matrix) 
connection. 
11 T II ­
b 6749-9 
V 1-----­
12V2
 
V2
 
V3 V0 
V4 
V5 
v14
vi I1-
V2 12------------
V3
 
V4
 
V5
 
Figure 8. Proper input phasing for a five-phase system.
 
6749-8 
R L R 
0 + + C2C 2 
(a) (b)
 
CAPACITOR CHARGING CAPACITOR CHARGING
 
THROUGH A RESISTOR THROUGH AN INDUCTOR
 
Figure 9. Options for a capacitor charging circuit.
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where V. is the initial voltage and
 
(Cl CC2) 
Therefore, the power dissipated inthe resistor, W R,C is
 
{Wc= R( -t/) dt 
0 
o ~c 
V f - 2 / T*' 
e dt
 
R 
0 
V2 [ 1e 2t /
 
R-2
 
0 T 
R 2 
14 1 cl2 V2 
R,C 2 I C2 
Charging a capacitor through an inductor (as with the circuit shown in
 
Figure 9(b))radically changes the situation. Ifthe system ishighly
 
underdamped (the normal situation in a CDVM), the current, i(t), will be
 
given by
 
i(t)=o e-F t sin(ot) 0 < t <i/w 
i(t)=0 ~ T(i 
i (t) = 0 W/W < t <
 
13
 
where
 
Since the system is underdamped, the frequency, w, can be approximated by
 
i.e.,
 
R2
1 

[L(C C2 4L 
Cl + C2) 
i (t) < -Vosin( t),for 0 < t <1 I7/w 
Integrating i2(t) R results in 
f.IT/Wz 1RLc = sin(wt) R dt 
Vo2RCflYLi 2 
V°2R J / sin2wt dt
W2L2 
 0 
Vo2R
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But, since
 
L ( c2 ) 
it follows that
 
SV 2R
 
WR,L,C wL 2 2
 
C2 3/2Vo2R [L (C 
ICC2C 1 C2 1 WRLC +C2) Vo2 [rrR 1 C+2L 
In the first case, loss was independent of resistance. But in the
 
second case, loss was a function of inductance, capacitance, and
 
resistance:
 
L,R,C WRC R 1 + C2)L
 
For a typical multiplier with R = 0.03 , L = 10 x 10-6H, and Cl = C2 ­
2 x 10- 6: 
(2x 
LRC WR,C ( x 0.03) x 6) ( x -6) 
= WR,C (0.0298) 
15 
The inductance in the circuit reduces the capacitance charging losses
 
dramatically, by a factor of -33.6.
 
The value of the inductor, L, in the charging circuit is chosen so.
 
that the equ-i-va-lent input ea-acitanie-of the CDVH and the inductance
 
will resonate at the switching frequency. This results in a quasi-sine­
wave current inwhich the current is approximately zero during the
 
switching interval. Therefore, switching losses in the transistors are
 
nearly eliminated. Switching losses still remain to the extent that the
 
transistors must charge junction capacitance, rectifier reverse capaci­
tance, and stray capacitance.
 
The particular configuration of a CDVII circuit is a function of the
 
desired multiplication factor, load current, and the maximum ratings of
 
available components. Since the output voltage of a multiphase CDVH is
 
approximately equal to 14+ 1 times the input voltage (where 14is the
 
number of capacitor stages in the multiplier), the number of stages is
 
easy to determine from the input/output requirements. Since the number
 
of phases must be chosen to keep all components (transistors, diodes,
 
capacitors) within their maximum current ratings, it is necessary to
 
know the currents in all components as a function of the load current.
 
In the four-stage N-phase CDVM shown in Figure 10, the average
 
current in each diode can be determined as a function of the number of
 
phases and of the load current. Over a full cycle, the average current
 
in each CDVM rectifier is the load current divided by the number of
 
phases (IL/N). Since the rectifiers conduct only during one-half of the
 
cycle, the average current during the conduction period is 2 IL/N . For
 
example, consider the single-phase CDVM shown in Figure 11. Since there
 
is only a single path to the output, the average current in all of the
 
rectifiers in that path must be equal in the steady state. Since any
 
rectifier must on average have the load current flowing in it during the
 
half cycle it conducts, each will carry 2 1L. For a two-phase system,
 
there aie two paths to the output; therefore, the average rectifier
 
current during conduction will be IL
.
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+VNI 6749-10 
A B C D 
C1 012. 013 014 
Figure 10. N-phase CDVM circuit. 
VIN 6749-11 
S CI 
c2 
CR2 
C 3 
C4 
CR4 
CR5 
I 
C6 
CR6 
CR7 
I'I 
Figure 11. Single-phase multiplier.
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Any transistor in the power stage will see an average current of
 
i/N(IL)over a full cycle where IL is the dc load current. However, the
 
transistor does not conduct current over a full cycle. Figure 12 demon­
strates a typ-ical hal-f -cycle where the 4. capacitors are transferring 
charge to ('.+ I capacitors. The period to to tI is a dead time in the
 
drive current for the J + I transistors. This prevents shoot-through
 
currents from occurring as a result of stored charge in the "on" transis­
tor. Between tI and t2, the J input supplies load current while the
 
Pj+ Itransistor junctions are cleared. Between t3 and t4, the Pj
 
capacitors provide charge to the o + 1 capacitors. The average current
 
during the capacitor charging period is
 
Iavg N 4Lt
 
where T = 1/fsw, fsw is the switching frequency of the chopper, and
 
(t4 - t3 ) is a function of the number of phases and of the dead time in
 
the drive current. Assuming that the current waveform is approximately
 
sinusoidal, the peak current Ipk in the transistor will be
 
pk = avg 2 
rL' T m 
Ipk 2 N(t-t 3T Ik  K L
 
where K is the maximum possible duty cycle.
 
The rms current in the capacitors is calculated assuming that each
 
rectifier conducts current for approximately the same time interval and
 
that the current in each capacitor is approximately sinusoidal. If Cxj
 
is a capacitor in an N-phase, M-stage CDVM (see Figure 10), the average
 
current in that capacitor during conduction will be
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Figure 12. Typical input voltage to a CDVM.
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IA(Cxj) = ([M + 1 - j)T 
where j is the capacitor stage number, and x isthe capacitor phase
 
number.
 
If K is the maximum possible ratio of the conduction period to the
 
half cycle (including the effect of drive current dead time), the maxi­
mum conduction duty cycle D for Cxi is
 
D (C x) iK 
Using the sinusoidal waveform assumption, the peak current Ip in each
 
capacitor is
 
Ip(xj) : A (Cxj) 7rTf 
xL A M(C.l xi 2
 
(14+ I - j) N 2 K ( + 1 - J) 
(Cxj\ 4I 
Ip (C A -
The rms current Irms is then
 
IYms (Cxj)= Ip (Cxj) (4z)-)
 
I 
r1 L Ti/2 /K (14 + 1 - j) 
14K 2 V i 
rms xj 2N (m+ 1 - I " 
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The upper bound for the output ripple voltage may be determined by
 
considering the maximum AV for a single phase. The AV on each capacitor
 
Cxj (see Figure 7) of an 14-stage, N-phase capacitor is found from the
 
equation
 
AV(Cxj) = iA(Cxj ) I AtCxi
 
2 (Hi+ 1 - j IL I/ 
N C-xj 2fY 
(Ii + 1V(C xi) - j) IL[ -fCxj 
The total AV on a given phase is the sum of all the capacitor AV's:
 
AVTOT = 3 AV(Cxj) 
j~l
 
The actual output ripple voltage for an N-phase CDVI will be some fraction 
of AVTOT since load current will normally commutate to the next conducting 
phase before all capacitors in the string have discharged to their lower 
bound.
 
The output voltage is a function of the number of stages, transistors,
 
and rectifier forward drops and of AVTOT. In general, assuming a positive
 
supply only, the output voltage is
 
V VCl + VC2 + ... + VCM + (Vin - Vce(on))
 
IVA 
2 
VTOT) 
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Vo = M (Vin - 2Vce(on) - Vfwd) + Vin - Vce(On) 
*1
 
- AVTOT
 
where
 
Vin = the input bus voltage
 
Vce (on) = the transistor collector-emitter "on" voltage
 
Vfwd = rectifier toward voltage
 
AVTOT = calculated output ripple voltage.
 
In their approximate order of importance, the loss terms are
 
* 	 Transistor drive and logic power PD(TOT)
 
a 	 Transistor switching losses (capacitance Psw
 
charging)
 
* 	 Rectifier forward losses Pfwd
 
* 	 Transistor "on" losses Plion" 
* 	 Capacitor equivalent series resistance PESR
 
(ESR) losses
 
* 	 Miscellaneous (wire resistance, inductor PMSC
 
series resistance losses (0.5%)).
 
The transistor drive current is intended to provide adequate base
 
drive for the peak collector current condition. Effectively, each
 
phase requires a constant amount of drive current because, at any given
 
time, either the upper or the lower transistor is "on." If,as previously
 
defined, the peak collector current is (i/K) (M/N) IL then required
 
base 	drive current is
 
Ib _7 M IL 
2KNhFE 
22
 
where hFE is the minimum expected transistor common emitter current
 
gain. The drive power PB into the base of the transistor is
 
PB 
 Ib VBE
 
where VBE is the base-to-emitter voltage of the power transistor. The
 
total drive power (P. (TOT)) is
 
PB (TOT) 
= n PB/ D 
7MIL 
 1 
K h f e VBE T-D 
where nD is the efficiency of the drive/logic circuit. niD is dependent
 
on the particular drive circuit used and must be derived in terms of
 
that specific circuit. A typical drive circuit will operate between
 
15 and 30% efficiency.
 
The three components of transistor switching losses are transistor
 
junction capacitance charging, rectifier junction capacitance charging,
 
and stray capacitance charging. The transistor switching losses in
 
a single phase are
 
Psw = (CQj + M CRj + Cstray) Vin2
 
where CQj is the equivalent transistor junction capacitance, CRj is the
 
reverse rectifier junction capacitance, and Cstray is the stray capaci­
tance to ground from the transistor chopper output.
 
The total number of rectifiers carrying current is (M + 1)N. The
 
average current in each rectifier over a full cycle is IL/N. The total
 
rectifier dissipation is then
 
23
 
Pfwd 
-- Vfw [(M + 1) N] 
Pfwd ILVfwd (M l)
 
where Vfwd = average rectifier forward voltage.
 
The transistor forward losses can be estimated by assuming that
 
essentially the whole bus current must be handled by two transistors:
 
Plon" = 'in Vce (on) 2
 
But, since the input current is Iin = M IL' it follows that
 
Plon" = 2M IL Vce(on)
 
The capacitor ESR losses are
 
N M 
PESR I I Irms 2 (Cxj) ESR (Cxi)
 
x=l j=l
 
=
PESR N I Irms2 (Cxj) ESR (Cxi) ,
 
j=l
 
where
 
Irms (Cxj) = rms current in Cxj
 
ESR (Cx) = equivalent series resistance in Cxj
 
The miscellaneous losses (estimated to be zO.5% of total output
 
power) are primarily a function of wiring resistance, inductor series
 
resistance, and dc leakage currents in semiconductors. The efficiency
 
of the CDVM converter is
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P0
 
N -
Po + PD(TOT) + Psw + Pfwd + Pon + PESR + PMSC
 
During a load fault, an output inductor limits the peak current in the
 
CDVM rectifiers and capacitors. Because the transistors can be turned
 
off within a single cycle, the peak current in the inductor will be
 
determined primarily by the amount of stored energy in the CDVM capaci­
tors and by the size of the inductor. The peak inductor current is
 
2 CTOT (Vi)2
 
p L (Vin
 
where
 
N M
 
CTOT = I Cxi 
x=l j=l
 
The rectifier peak currents during a fault will be
 
I (rect) = -C 
The capacitor peak current will be less than or equal to the rectifier
 
peak in all cases. Since the capacitors are generally capable of much
 
higher peak currents than are the rectifiers, the capacitors will not be
 
damaged during a fault.
 
To protect the transistors during a fault, the devices must be
 
turned off before the maximum rating is exceeded. Usually, the worst
 
case dissipation in the transistor does not occur during the fault
 
because the transistors are turned off before their collector current
 
becomes excessive. The worst case for the transistors occurs during
 
turn-on when all CDVM capacitors must be recharged. During the first
 
few cycles, the transistors are forced out of the saturation region
 
where the peak dissipation is very high. Proof of operation within
 
tolerable limits during start-up is best demonstrated by testing
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rather than by analysis. As a first approximation, the energy (WQ) in
 
the power transistor can be assumed to not exceed the losses associated
 
with fully charging the first capacitor stage:
 
WQ 5yCxl Vin2
 
If z5 cycles are required to charge the capacitor, the average power
 
will be
 
fs
 
Pavg 	(start-up) - 5 Q
 
Since the maximum collector current is limited by the base drive current,
 
the effective voltage and current during startup is approximated by
 
IQ = 	 hFE Ib 
Vce Pavg (start-up)
 
IQ
 
Once these are calculated,they can be compared with the published
 
operating range.
 
B. 	 DETAILED CIRCUIT CONFIGURATION
 
The design goals for the high-power CDVM were
 
0 Vin = 200 to 300 Vdc
 
* 	 Voltage multiplication (M+ 1) = 5
 
* 	 Output current = 0.80 A
 
* 	 Short-circuit protected
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The voltage multiplication ratio requirement determines the number
 
of capacitance stages to be four. For M = 4, Table 1 lists the required
 
component ratings as a function of load current. Transistor peak cur­
rents are better utilized if the number of phases is odd. Also, three­
phase systems utilize the transistors poorly because they yield a low
 
duty cycle, K.
 
Given a transistor current rating of 10 A and a rectifier current
 
rating of 1 A, the 2-phase CDVM would just meet the design requirement.
 
The peak transistor current would be 6.32 A, and the average rectifier
 
current would be 0.80 A. Because peak currents in the rectifiers are
 
significantly higher than are the average currents, the rectifiers
 
should be derated by 50%. Since three- and four-phase systems result in
 
high peak currents in the transistors, a five-phase CDVM was selected
 
for the design.
 
Table 1. Comparison of Multiphase CDVM Circuits for N =1 to 9
 
Number Rectifier RMS Capacitor Current 
of 
Phases 
Maximum Duty 
Cycle 
Average 
Current 
Transistor 
Peak Current 
(I r Curren (Irms (Cxa)) 
(N) (K) .during
Conduction 
I_______ 
(Ipk) C Cx3 x4 
1 0.8 2 IL 16 1L 9 9 1L 8 6 1L 7 9 1L 5 6 1 L 
2 0 8 IL 7 9 1L 5 0 1 L 4 3 1 L 3 9 L 2 8 1IL 
3 0 47 0 67 1L 8 9 1L 4.3 IL 3 7 1L 3 1 1L 2.2 IL 
4 0.3 0 50 1L 11 0 1L 4 1 IL 3 5 IL 2 9 I L 2 0 IL 
5 0 60 0 40 1L 4 2 1L 2 3 1L 2 0 1L 1 6 1L 1 1 1L 
6 0 47 0 33 1L 4 5 1L 2 2 1L 1 9 1L 1 5 1L 1 1 1 L 
7 0 63 0.29 1L 2 9 1L 1.6 1L 1 4 1L 1 1 1L 0 80 1L 
8 0 55 0 25 1L 2 9 1L 1 5 1L 1 3 1L 1 1 1L 0.75 1L 
9 0 69 0.22 1L 2 0 1L 1.2 1L 1.0 1L 0 84 1L 0.59 1L 
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A block diagram of the complete CDVM circuit is shown in Figure 13.
 
A 700 kHz astable multivibrator provides a clock signal to a five-phase
 
capacitor metal oxide semiconductor (CMOS) Iogic cji-cu--t; The five-
Pjiase generator outputs two drive signals, VGI and VG2 1 for each phase
 
(see Figures 14 and 15). The five-phase power stage drives the
 
capacitor-diode matrix through small air-core inductors. The inductors,
 
by limiting the peak currents in the transistors and rectifiers, cause
 
the capacitors to be charged efficiently. The primary function of the
 
output filter (ar filter) is to limit the peak currents in the CDVM
 
with an inductor during load faults. If it is necessary to reduce
 
ripple voltage reduction, the output capacitance can be increased. The
 
output current is sensed through a 1 Q resistor in the return path.
 
When an over-current is sensed, the protection circuit turns off drive
 
current to all the upper transistors in the power stage. When there is
 
a continuous load fault, a one-shot multivibrator sets the time between
 
restart intervals.
 
The logic circuit for a five-phase circuit is composed of a decade
 
counter and three four-bit shift registers. The circuit shown in
 
Figure 16 produces 10 signals, each shifted l/fclock from the other
 
(see Figure 17). Aj and Aj+ 5 (j= 0, , ...4) are the two inputs to
 
the phase j driver. During a load fault, the overcurrent signal goes
 
high as long as the current exceeds the trip level. With the overcur­
rent signal high, a prescribed order of "l"s and 's are parallel loaded
 
into the shift registers, which immediately turn off all upper
 
transistors.
 
The drive circuit (shown in Figure 15) consists of a current-source­
driven transformer. One or both of the drive transistors are always on.
 
When VGl is high, the upper transistor turns on. When VG2 is high, the
 
lower transistor is on. When VGI and VG2 are both high, the stored
 
charge is removed from the base region of the transistor that has been
 
on.. The output from the five-phase power stage drives a five-phase
 
CDVM.
 
A five-phase capacitor-diode matrix is shown in Figure 18. All
 
rectifiers are series redundant (which improves the reliability of the
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6749-13 +V
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700 kHZ 5* 
-CLOCK GENERATOR 	 DRIVE TRANSISTOR CAPACITOR 
STAGE CHOPPER DiDEM DULEM FILTER 
Figure 13. CDVM block diagram. 
+15 VDC-C- =Z " 1V 
_ I_ , 
+VIN 
6749-14 
0 TO 
CDVM 
VG1 
VG 2 V 
Figure 14. 
AW 
CDVM power stage. 
Q3 
VI1 
6749-15 
Figure 15. Typical inputs to the CDVM power stage.
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Figure 16. Five-phase logic circuit.
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Figure 17. Logic circuit outputs.
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+V 6749-18 
VCL 
IAl A2 A3 A4 
L 2 
L 
C13 023 C33 C43 
L 
LVc X C4 C x=OgC35 
VOL = 52V 
ClX = 0.9 F 
C3XO06MF 
C4X = 1.3 M F 
Figure 18. Capacitor-diode matrix.
 
CDVM), and each phase input is clamped so that the voltage across any
 
rectifier cannot exceed Vin + 2VCL during a start-up or a load-fault
 
transient. Since the inductor was chosen to resQnate wath the average
 
input capacitance of the CDVM at approximately 90 kHz, the current
 
will be approximately zero in the inductor (also in the transistor) when
 
the transistor switches. The correct phasing for a five-phase CDVM is
 
shown in Figure 19. This particular phasing allows the conduction duty
 
cycle to be maximized in the transistors.
 
The output inductor has been selected to limit the peak output
 
current to approximately 55 A during a load fault. Using an expression
 
previously derived, it follows that
 
2 - CTOT 2
 
'p LC (V')2
 
V n
L 3002 (12 wF) = 357 uaH
p - (TT (55) 2
 
=
L 357 pH
 
Because the choke requires a high volt-second product and a low induct­
ance, an air-core inductor is used.
 
The overcurrent sense circuit consists of a sense resistor, a
 
comparator, and a one-shot multivibrator. When the current exceeds a
 
predetermined trip point, the comparator output will go low, start the
 
one-shot multivibrator, and parallel load the shift registers. The out­
put of the one-shot multivibrator immediately disables all current
 
sources in the drive circuit. When the output current decays below the
 
trip point, the comparator output will go high and allow the shift
 
registers to begin running in the serial mode. After zl msec, the one­
shot multivibrator returns to its normal state and allows the current
 
sources to turn "on." If a continuous fault is applied to the output,
 
the circuit will attempt to restart every 1 msec until the fault is
 
removed. For the overcurrent sense circuit to function properly, the
 
power source return must be isolated from the CDVM output return; if it
 
is not, current will not flow through the sense resistor.
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6749-19 
V
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VE 
Figure 19. Correct phasing for a five-phase CDVM.
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C. COMPONENTS
 
When inductors are used in series with the CDVN, losses are a
 
function of the resistance in series with the-capac-itors. Since effi­
ciency is of prime importance, the capacitor should have very low dissi­
pation factors. Three capacitor films have been considered for this
 
application: polysulfone, polyvinylfluoride (PVF2), and polycarbonate.
 
We chose a polysulfone film; it has an extremely low dissipation factor
 
and a high service temperature (=1500 C with no derating required).
 
A PVF2 film is considered a strong second choice because its high
 
dielectric constant would yield a lighter capacitor. However, the
 
dissipation factor of PVF2 is not accurately known. Measurements per­
formed at Hughes during a study (performed for NASA LeRC under Contract
 
NAS 3-18925) of high-energy density capacitors indicated a dissipation
 
factor at 100 kHz of 35%.
 
In the same study, a dissipation factor of the polysulfone film
 
capacitor was reported at 0.7%. However, since the dissipation factor
 
of a 2-pF capacitor is extremely difficult to measure at 100 kHz, further
 
study of the PVF2 capacitor might show that a much lower dissipation
 
factor could be attained by better termination techniques.
 
Polycarbonate film capacitors compare favorably with polysulfone
 
capacitors. However, their limited temperature range (they must be
 
derated for temperature above 850C) restrict their use somewhat. In
 
spite of the temperature restriction, polycarbonate capacitors are
 
another viable alternative, and they are commercially available.
 
Polysulfone capacitors can be reliably fabricated for voltage
 
ratings between 300 and 1,000 Vdc and for capacitance values between
 
0.1 and 5 pF. For voltages less than 300 Vdc, the film becomes too thin
 
to handle. Capacitances above 5 pF result inyield problems because of
 
large-film surface error and the probability of flaws in the film.
 
Capacitors with capacitances less than 0.1 pF are difficult to fabricate
 
because the end termination area is very small.
 
With the voltage multiplier operating at 100 kHz, the reverse
 
recovery time and reverse capacitance of the rectifiers are of prime
 
importance. Several rectifiers in the 1 to 3 A range have 100 to 200 nsec
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recovery times. The fastest reverse recovery time presently available
 
is z30 nsec. The Semtech 3FF50 rectifier has 30 nsec recovery times, a
 
500 Vdc reverse blocking voltage, and a 1 A forward current rating. The
 
surge rating (60 Hz half cycle rating) is 25 A peak.
 
High-speed, high-voltage transistors are becoming more readily
 
available. There are several transistors capable of handling 8 to 15 A
 
and 400 to 500 Vdc. The Motorola MJ7261 transistor is representative
 
of the type of device required to drive a multiphase voltage multiplier
 
operating from a 300 V bus. The Vceo (sustained) is 400 V and the con­
tinuous collector current rating is 15 A. Rise and fall times of this
 
device are typically 150 nsec.
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SECTION 3
 
BREADBOARD MODEL TEST RESULTS
 
Table 2 lists the basic assumptions and the specific equations used
 
to predict the input to output voltage transfer ratio. These equations
 
assume that the drops in transistor and rectifier forward voltages remain
 
constant with respect to load current. The transfer ratio then is a
 
simple function of input voltage and load current:
 
5 Vin - 14.4 - 19 L
Vo 

V. =V. 
in 
 in
 
As shown by Figure 20, the test data corresponds very well with the
 
predicted performance. The largest discrepancy (which occurs at 200 Vdc
 
input line and 0.275 A) is.
 
Maximum Error = 4.924 - 4.900 x 100 = 0.49% 
4.924
 
The predicted output voltage is
 
Vo = 5 Vin - 14.4 - 19 L
 
If the current went from 0.2 A to 0.8 A, the predicted change in the
 
output voltage would be
 
AVo = [5 Vin- 14.4 - 19 (0.8)]- [5 Vin- 14.4- 19 (0.2)] 
= 19 (0.2 - 0.8) 
= 11.4 Vdc
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Table 2. Calculation of the Voltage Transfer Ratio
 
Assumptions
 
-= 

-- .. Cx =X1.2iF 
N = 5 C x2 = 0.9 11F 
f = 70 kHz
 
Vce (oh) = 0.8 V Cx3 = 0.6 PF 
Vfwd = 2.0 V Cx4 = 0.3 wF 
Equations
 
AVTOT = 38.1 L
 
Vo = 5 Vin - 14.4 - 19.0 1L 
V0 5 Vin - 14.4 - 1 L 
Vin 
 Vin
 
The predicted load regulation for a change in current from 0.2 A to
 
0.8 A is
 
Load Regulation = 11.4 Vdc =300 Vdc)1500 Vdc x 100 = 0.76% (Vin =
 
and
 
Load Regulation = 11.4 Vdc = 200 Vdc)1000 x 100 1.14% (Vin =
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4 .9 PREDICTED 
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-
493 
4.92 • in 300 V/dc 
4.92 - -4 
- - ~Vi 300 Vdc­
4.90 1' 
489 ji' 
488 - - in 200 "Vdc 
487 :-N. 
486 Vin- 200Vdc 
486-------------------------­
0.2 03 0.4 05 0.6 0.7 08 
LOAD CURRENT, A 
Figure 20. Voltage transfer ratio.
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Using the data in Figure 20, the output regulation for IL in the range
 
of 0.2 A to 0.8 A is
 
OutputReguiation = 4.954 - 4.915 -;793% (Vft 300 V&)
.4.915 in
 
Output Regulation = 4.932 - 4.873 200 Vdc)4.873 x 100 = 1.2% (Vin = 

The loss equations for a five-phase, four-stage CDVM are summarized
 
in Table 3. The predicted efficiencies and measured efficiencies for
 
Vin = 200 Vdc and Vin = 300 Vdc are summarized in Figure 21. Although
 
the predicted efficiencies are slightly higher than the actual effi­
ciencies, they generally differ by less than 0.5%.
 
Many photographs were taken to demonstrate the operation of the
 
CDVM. Since the photographs were identical for all five phases, only
 
photographs from one representative phase have been included in this
 
report.
 
Figures 22 and 23 show the time relationship between the phase
 
voltages and the phase currents. For a given phase, the input current
 
is zero when the voltage transition occurs. Also, when a phase first
 
goes high, it will immediately supply current to the output filter.
 
Slightly later, when the next phase goes low, charging currents will
 
begin to flow.
 
The transistor waveforms for phase A (as defined in Figure 18) are
 
shown in Figures 24 and 25. The predicted peak current in the transis­
tors was
 
p NKIL 4(3142) (0.8) 3.35 A
-- = 
The observed peak current was 3.5 A. I is the output current from the
 
drive transformer; IB is the actual current into the base of the tran­
sistor. Near the end of the half cycle, the drive current is shunted
 
through the clamp diode, and the transistor base current is practically
 
zero. This low base current results in low stored charge in the base of
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Table 3. Efficiency Calculation 
Assumptions 
Vce(on) = 0.9 V M = 4 
Vfwd = 2.0 V (2 rectifiers) N = 5 
CQj =80 pF ESR (Cxl) = 0.010 2 
CRj = 8 pF ESR (Cx2) = 0.020 £ 
Cstray = 150 pF ESR (Cx3 ) = 0.030 £ 
f = 70 kHz ESR (C4) = 0.040 2
 
Loss Equations
 
P = 12 W (measured)
 
-
5 Vin 2
 Psw = 9.45 x 10

Pfwd 
= 10 1L
 
Poon" = 9 1L
 
Pesr = (1.316) IL2
 
Pmso = 0.005 Po = 0.025 Vin IL
 
Efficiency Equation
 
P
0
 
Efficiency = p + PO ,
+ p Pmso ++ 
0 PD Psw +Pfwd on" + Pesr + Pmso
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Figure 21. Efficiency versus load current. 
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6749-21 
300V/DIVISION 
MI 
2 psec/DIViSiON 
Figure 22. CDVM input voltages (IL 0.8 A, Vin = 300 Vdc). 
6749-22 
5A/DIVISION 
2 gsec/DIVISION 
Figure 23. CDVM input currents (IL= 0.8 A, Vin = 300 Vdc). 
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Figure 24. 
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Upper transistor currents (IL= 
ID('3A 1 A/DIVISION 
0.8 A, Vin = 300 Vdc). 
6749-24 
V (dA 150V/DIVISION 
,E (('A) 2 A/DIVISION 
M. 
Figure 25. 
1 usec/DIVISION 
Lower transistor currents (IL = 
46 
lb ("A 0.5 A/DIVISION 
ID ((A 1A/DIVISION 
0.8 A, Vin = 300 Vdc). 
the transistor and prevents shoot-through currents. Figures 26 through
 
31 demonstrate typical "on" voltages and switching waveforms of the
 
transistor power stage.
 
Figure 32 is a multiple exposure photograph indicating how all the
 
rectifier currents sum to the phase input current. Figures 33 through 37
 
show the phasing and relative magnitude of all rectifier currents.-

The phase A capacitor currents (as defined in Figure 18) are shown
 
in Figure 38. Comparing the rectifier currents during the positive
 
half cycle, C4A carries the same current as CR5A' and C3A carries the
 
sum of the currents in C4A and CR4A. Ultimately, all of the rectifier
 
currents except CRIA sum up in the first capacitor CIA.
 
The input current is shown in Figure 39. A IO-Q resistor has been
 
placed in series with the power supply to simulate the solar panel
 
impedance; this, in conjunction with the 3.2-pF capacitor, results in
 
essentially a dc input current (13).
 
The output ripple voltage for IL = 0.8 A and IL = 0.4 A is shown
 
in Figures 40 and 41. Unfortunately, the voltage scale is probably
 
wrong for one of the photographs; this was not discovered before the
 
breadboard was shipped. The equation for output (before the inductor)
 
ripple voltage indicates that the maximum AV should be
 
AVTOT = 38.1 1L 
For IL of 0.8 A, AVTOT will equal 30.5 V. The peak-to-peak output 
ripple voltage in Figure 40 is 24 Vpp, which correlates well with the 
calculation. The maximum output ripple voltage for IL = 0.4 A should 
be less than 15.3 Vpp; it was, however, measured at 24 Vpp The output 
ripple voltage measurements, because of the uncertainty in voltage scale, 
cannot be used to prove or disprove the output ripple equation. The 
total peak-to-peak ripple voltage would at most be (Vin = 300 Vdc) 3%, 
which could be easily filtered to less than 1% peak-to-peak. 
Tests were performed to determine the transient response charac­
teristics of the CDVM to transients in load and line conditions.
 
Because of the long time constant of the I0- resistor and of the
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6749-25 
- VCE (on) 1 V/DIVISION 
MM 	 IC1 A/DIVISION 
1 usec/DIVISION 
Figure 26. 	 Vce (on) for the upper transistor (Vin =300 Vdc
 
I L - 0.8 A). 
6749-26 
V (on) 1V/DIVISION 
N 	 IL 1 AIDIVISION 
1 Asec/DIVISION 
Figure 27. 	 Vce (on) for the lower transistor (Vin = 300 Vdc 
IL = 0.8 A). 
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6749-27 
V (4 ) 100 V/DIVISION
'-E (UPPER) 05 A/DIVISION 
E (LOWER) 05A/DIVISION 
100 nsec/cm 
Figure 28. Transistor switching waveforms (IL 0.8 A).
 
6749-28 
V (( ) 100 V/DIVISION 
S c (UPPER) 0O5A/DIVISION 
IE (LOWER) 0.5 A/DIVISION 
100 nseclcm 
=0.8
Figure 29. Transistor switching waveforms (I L A).
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6749-29 
V (4)'A) 100 V/DIVISION 
Ic (UPPER) 0.5 A/DIVISION 
lE (LOWER) 05A/DIVISION 
100 nsec/cm 
Figure 30. Transistor switching waveforms (I = 0 A). 
6739-30 
V (IA) 100 V/DIVISION 
IC (UPPER) 0.5 A/DIVISION 
IE (LOWER) 0.5 A/DIVISION 
100 nsec/cm 
Figure 31. Transistor switching waveforms (IL= 0 A).
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6749-31 
1A/DIVISION 
1 A/DIVISION 
1 usec/DIVISION 
Figure 32. 	 Multi-exposure of rectifier currents showing
 
summation to phase current.
 
6749-32 
____ 	
5 A/DIVISION 
R5 ((' A) 
IR5 (") B) 
INR ROMEcN 
IR5 leD) 
2 psec/DIVISION 
Figure 33. CDVM rectifier currents (IL = 0.8 A).
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6749-33 
5 A/DIVISION 
'R4 (('A) 
VON 
'R4 ('OB) 
IR4 (DC) 
R4 (DD0 ) 
IR4 ( (D E ) 
2 sec/DIVISION
 
Figure 34. CDVM rectifier currents.
 
6749-34 
7jH 5 A/DIVISION 
-I"t R3 (")A) 
pz 'R3 (C'BC) 
'R3 ((PE) 
2 psec/DIVISION 
Figure 35. CDVHI rectifier currents.
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IR2 
6749-35 
5 A/DIVISION 
(C A) 
ME._ 
IR2ON 
IR2 ('DC ) 
IR2 (qD 
- IR2 ( DE) 
2 gsec/DIVISION 
Figure 36. CDVM rectifier currents. 
H5 
,R1 (" A) 
6749-36 
A/DIVISION 
'R1 (' )B 
e. '] . " IR 1 (ED) 
2 usec/DIVISION 
Figure 37. CDVM rectifier currents. 
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6749-37 
15 A/DIVISION 
1C3 
'C2 
2 psec/DIVISION 
Figure 38. CDVM capacitor currents.
 
6749-39 10 f 6749-38 
.
 300 ­! .22 f
,t 317 1 
n 3.2 pf 
12 2A/DIVISION 
13 
00 ( 2 ) 
2 psec/DIVISION 
Figure 39. Input current.
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6749-40 
674941 350 i H 
.022v1 vTV 
V 0 5 V/DIVISION 
10 V/DIVISIONV 1 
2 sec/DIVISION 
Figure 40. Output ripple voltage (IL 0.8 A). 
674942 
-
V0 5 V/DIVISION 
V 1 10 V/DIVISION
.0 M E 

2 msec/DIVISION
 
Figure 41. Output ripple voltage (IL= 0.4 A).
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3.2-HF CDVM input capacitor filter, it is difficult to determine the
 
CDVM response time. Figure 42 shows the circuit used and the output
 
response to a 50-V input voltage change. The first portion of the wave­
form corresponds to the CDVM respb6se time (-0.2 msec). The second
 
transient is a result of the transient response of the 200-Vdc supply to
 
a load current change. Figures 43 and 44 show the circuit and waveforms
 
used to demonstrate the transient response to a transient load change.
 
The extreme difficulty in separating the input filter response from the
 
CDVM load response is illustrated by comparing the input and output volt­
ages during the load transient. Without the I0-2 resistor in series
 
with the bus, the output voltage change would be zlO V and would settle
 
within 0.2 to 0.4 msec. The transient response of any dc-dc converter
 
to a load change depends on the source impedance.
 
Figure 45 shows the output voltage of the CDVM during start-up.
 
To demonstrate that a CDVM circuit can withstand a load fault requires
 
as a precondition that it be shown that the transistors can withstand
 
the start-up surge currents. Figure 46 shows the voltage and current
 
of a typical transistor during start-up. The transistor pulls 50 V out
 
of saturation during the first few cycles. With 50 V across the tran­
sistors, the MJ7261 is capable of carrying 30 A for 200 psec. Since the
 
peak current stays below 20 A and the transistors easily saturate within
 
200 isec, the transistor operates in the safe operating area during
 
start-up.
 
Figure 47 shows the inductor current immediately after a load fault.
 
As predicted, the peak current in the inductor is less than 55 A.
 
Figures 48 through 50 show the resulting CDVM rectifier currents in a
 
single phase. The rectifiers are not overstressed during the fault:
 
they are capable of withstanding 25 A peak currents,but the actual peak
 
current was in all cases less than 12 A.
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6749-43 
V0 100 V/DIVISiON 
0 1 msec/DIVISION 
10 i 6749-44 
200 
Vdc - 3pf 
50Vc 0.22gf 
Figure 42. Transient line test (200 to 250 Vdc, IL - 0.8 A).
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6749-45 
-- V0 2 VDIYISION 
-
in 5V/DIVISION"~~ -
F-PI 	 MAWN 
0 1 msec/DIVISION 
6749-46lon 

SK300 -. 
Vdcp inKg' 4 
Figure 43. 	 Load transient test (load current increased 
from I L = 0.48 A to 0.84 A). 
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6749-47 
, 	 20 V/DIVISION1-	 V0 
nV 5/AVS 
_ ftlrn,--
0.1 msec/DIVISION 
Figure 44. 	 Load transient test; load current decreased
 
from IL = 0.84 A to 0.48 A.
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6749-48 
- =
 
-
g gl -	 -V0 200 V/DIVISION 
0 1 msec/DIVISION 
Figure 45. 	 Output voltage during start-up.
 
6749-49 
V ('P) 100 V/DIVISION 
I 5A/DIVISIONC 

10 psec/DIVISION
 
Figure 46. 	 Typical transistor voltage/current
 
during start-up.
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6749-50 
IL 10 A/DIVISION 
50 sec/DIVISION 
fault.
Figure 47. Inductor current during a 

6749-51 
R42 A/DIVISION 
50 usec/DIVISION 
fault.
Figure 48. Rectifier currents during a 
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6749-52 
- a 
 , - IR3 
oflow;2 A/DIVISION 
IR2 
50 psec/DIVISION 
Figure 49. Rectifier currents during a fault.
 
6749-53 
jN 
- Ri 2 A/DIVISION 
50 gsec/DIVISION 
Figure 50. Rectifier currents during a fault.
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A photograph of the breadboard model CDVM circuit is shown in
 
Figure 51. On the basis of the components used in this circuit, the
 
mass of a flight-packaged circuit can be projected as shown in Table 4.
 
Table 5 gives the mass breakdown for a state-of-the-art transistorized
 
transformer-coupled dc-dc converter. Since the power level for the
 
transformer-coupled circuit is only 600 W, its specific mass (kg/kW)
 
is greater than is that of the transformer-coupled circuit.
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REPRODUCIBILITY OF THE 
ORIGINAL PAGE IS POOR 
6749-54
 
Figure 51. CDVM breadboard model.
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SECTION 5
 
CONCLUSIONS
 
The feasibility of a high-power CDVM has been demonstrated by the
 
design, fabrication, and testing of a 1.2-kW unit. Because of the high
 
operating frequency and the unique properties of the multiphase CDVM
 
converter, a very low component mass-to-power ratio and high efficiency
 
have been simultaneously achieved. The CDVM has a 1.8-to-i mass
 
advantage over the conventional dc-dc converter. The two converters will
 
be nearly indistinguishable in terms of efficiency: the transformer­
coupled transistor isprojected to have no more than a 0.5% advantage
 
over the CDVM converter.
 
Generalized equations describing the operation of an N-phase,
 
M-stage CDVM were used to design a five-phase CDVM and to predict its
 
performance characteristics. Excellent correlation between test data
 
and predicted values for output voltage, peak currents, and efficiency
 
demonstrated the accuracy of the generalized equations. Since the same
 
equations were used to design the 6-kW ion thruster screen supply for
 
the thrust system trade-off study described in Volume III, the pre­
dicted voltages, efficiency, and weight have been validated.
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